

PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁵ :		(11) International Publication Number:	WO 95/09483
H03K 5/24, H11C 16/00, G05F 1/565	A1	(43) International Publication Date:	6 April 1995 (06.04.95)
(21) International Application Number:	PCT/US93/09321	(81) Designated States: JP, US, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).	
(22) International Filing Date:	30 September 1993 (30.09.93)	Published With international search report.	
(71) Applicant (for all designated States except US): MACRONIX INTERNATIONAL CO., LTD. [-]; 4, Creaton Road 4th, Science-Based Industrial Park, Hsinchu (TW).			
(71) Applicant (for JP only): NKK CORPORATION [JP/JP]; 1-2, Marunouchi 1-chome, Chiyoda-ku, Tokyo (JP).			
(72) Inventors; and			
(75) Inventors/Applicants (for US only): LIN, Tien-Ler [US/US]; 10501 Madera Drive, Cupertino, CA 95014 (US). YIU, Tom, Dang-Hsing [US/US]; 793 Los Positos Drive, Milpitas, CA 95035 (US).			
(74) Agent: HAYNES, Mark, A.; Haynes & Davis, Suite 310, 2180 Sand Hill Road, Menlo Park, CA 94025-6935 (US).			

BEST AVAILABLE COPY

(54) Title: IMPROVED SUPPLY VOLTAGE DETECTION CIRCUIT



(57) Abstract

A voltage detection circuit for preventing the erasing and programming of a nonvolatile memory device during power up and power down sequences. A power source is coupled to the high voltage (Vpp) and the low voltage input (Vcc) to provide a reference voltage (Vccx) in response to the greater of the high voltage input (Vpp) or the low voltage input (Vcc). A low voltage detector (4) is coupled to the low voltage input (Vcc) and the reference voltage (Vccx) and has circuitry to provide a first not-ready signal (LVcc) when the voltage on the low input (Vcc) falls below a predetermined low voltage threshold. A high voltage detector (6) is coupled to the high voltage input (Vpp), the reference voltage (Vccx), and the output of the low voltage detector (LVcc) and has circuitry to provide a second not-ready signal (Vpph/Vdphb) when either the first non-ready signal (Voc) is received or the voltage on the high voltage input falls below a predetermined high voltage threshold. The not-ready signals (LVcc) prevent erasing or programming operations to occur in the nonvolatile memory device.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	GB	United Kingdom	MR	Mauritania
AU	Australia	GE	Georgia	MW	Malawi
BB	Barbados	GN	Guinea	NE	Niger
BE	Belgium	GR	Greece	NL	Netherlands
BW	Burkina Faso	HU	Hungary	NO	Norway
BG	Bulgaria	IE	Ireland	NZ	New Zealand
BJ	Benin	IT	Italy	PL	Poland
BR	Brazil	JP	Japan	PT	Portugal
BV	Belarus	KE	Kenya	RO	Romania
CA	Canada	KG	Kyrgyzstan	RU	Russian Federation
CF	Central African Republic	KP	Democratic People's Republic of Korea	SD	Sudan
CG	Congo	KR	Republic of Korea	SE	Sweden
CH	Switzerland	KZ	Kazakhstan	SI	Slovenia
CI	Côte d'Ivoire	LI	Liechtenstein	SK	Slovakia
CM	Cameroon	LK	Sri Lanka	SN	Senegal
CN	China	LU	Luxembourg	TD	Chad
CS	Czechoslovakia	LV	Latvia	TG	Togo
CZ	Czech Republic	MC	Monaco	TJ	Tajikistan
DE	Germany	MD	Republic of Moldova	TT	Trinidad and Tobago
DK	Denmark	MG	Madagascar	UA	Ukraine
ES	Spain	ML	Mali	US	United States of America
FI	Finland	MN	Mongolia	UZ	Uzbekistan
FR	France			VN	Viet Nam
GA	Gabon				

IMPROVED SUPPLY VOLTAGE DETECTION CIRCUIT
BACKGROUND OF THE INVENTION

Field Of The Invention

5 The present invention relates to circuits for monitoring power supply voltage levels in the field of nonvolatile memory devices.

Description Of Related Art

10 Flash EPROMs are a growing class of nonvolatile storage integrated circuits. These flash EPROMs have the capability of electrically erasing, programming or reading a memory cell in the chip. The entire array can be simultaneously erased electrically. The flash EPROM can also be randomly read or written.

15 The cells themselves use only a single device per cell and are formed using so-called floating gate transistors in which the data is stored in a cell by charging or discharging the floating gate. The floating gate is a conductive material, typically made of polysilicon, which 20 are insulated from the channel of the transistor by a thin layer of oxide or other insulating material, and insulated from the control gate wordline of the transistor by a second layer of insulating material.

25 The act of charging the floating gate is termed the "program" step for a flash EPROM. This is accomplished through a so-called hot electron injection by establishing a large positive voltage between the gate and source, as much as 12 volts, and a positive voltage between the drain and source, for instance, 6 volts.

30 The act of discharging the floating gate is called the "erase" function for a flash EPROM. This erasure function is typically carried out by a Fowler-Nordheim (F-N) tunneling mechanism between the floating gate and the source of the transistor (source erase) or between the floating 35 gate and the substrate (channel erase). For instance, a source erase operation is induced by establishing a large positive voltage from the source to gate, while floating the drain of the respective memory cell. This positive voltage

may be as much as 12 volts.

Given that flash EPROMs can be programmed or erased by applying voltage to the device, systems incorporating flash EPROMs often design capabilities to program and erase the 5 flash EPROMs. In order for a system to provide capabilities to program and erase the flash EPROMs, the system has to provide not only a Vcc voltage but also a Vpp voltage. Vcc is generally a 5 volt supply for controlling the logic in the read mode of the nonvolatile memory device. Vpp is a 12 10 volt supply used in combination with Vcc for controlling the programming and erasing modes of the nonvolatile memory device.

A problem arises when the computer system which uses nonvolatile memory as part of its storage elements goes 15 through a power up or power down sequence. A power up sequence refers to the moment a user starts the computer system, while a power down sequence refers to the moment a user turns off the computer system. During these power up and power down sequences, the system power supplies for Vcc 20 and Vpp rise and fall through their proper operating ranges. When this occurs, control signals within the system are not guaranteed to be valid. These invalid signals can cause inadvertent programming or erasing of the nonvolatile data. In certain instances, permanent damage to the nonvolatile 25 memory can occur.

Protection circuits have been designed to prevent the application of Vcc voltage or Vpp voltage to the nonvolatile device when the voltages are below the proper operating level. One such system is disclosed in 30 Baker, et al., U.S. Patent No. 4,975,883, issued December 4, 1990. Baker, et al. uses two comparators to detect the proper voltage level. One for the Vcc voltage and one for the Vpp voltage. The comparators constantly dissipate a substantial amount of DC power. Further, many of the 35 devices in the voltage detector of Baker, et al. are exposed to the high Vpp voltage. Devices subjected to the high voltage of Vpp require additional protection to reduce the stress on such components. Also, to reduce power

dissipation, longer channel devices are needed which take significant space on the chip. Accordingly, disadvantages of Baker, et al. include comparators that dissipate DC power, requirement that circuits provide for high voltage 5 protection, and the overall complexity of the detection circuit.

Therefore, it is desirable to design a voltage protection circuit that improves and overcomes the disadvantages of the prior art.

10

SUMMARY OF THE INVENTION

The present invention provides a circuit to detect when a voltage is below a predetermined voltage level. According to the present invention, a voltage detection 15 circuit comprises a high voltage input to receive a high supply voltage and a low voltage input to receive a low supply voltage. A reference circuit is coupled to the high voltage input and the low voltage input and provides a reference voltage in response to the high voltage input or 20 the low voltage input. A low voltage detector is coupled to the low voltage input and the reference voltage and has circuitry to provide a first not-ready signal when a voltage on the low voltage input falls below a predetermined low voltage threshold. A high voltage detector is coupled to 25 the high voltage input, the reference voltage, and the output of the low voltage detector and has circuitry to provide a second not-ready signal when either the first not-ready signal is received or a voltage on the high voltage input 30 falls below a predetermined high voltage threshold. In order to avoid subjecting devices of the voltage detection circuit to the high voltage input, the reference circuit, according to one aspect of the invention, includes circuitry coupled to the high voltage input having an output 35 node to reduce the high supply voltage to a node voltage for the output node and a circuit that supplies the reference voltage as a function of the greater of the node voltage or the low supply voltage. Using this technique, the high

voltage input is reduced to a level similar to the low voltage input.

The low voltage detector, according to another aspect of the invention, includes a threshold inverter having a 5 trip voltage set to the predetermined low voltage threshold. The threshold inverter includes a transistor device having a channel with a length and a width to set the trip voltage for the threshold inverter of the low voltage detector. The 10 low voltage detector includes circuitry coupled to the low voltage input to provide a voltage to the threshold inverter. The low voltage detector includes a hysteresis circuit, coupled to the threshold inverter, to provide a first predetermined voltage threshold when the low voltage input exceeds the first voltage threshold and a second 15 predetermined voltage threshold when the low voltage input falls below the second voltage threshold. The low voltage detector includes an output buffer, coupled to the hysteresis circuit, to provide the first notready signal.

The high voltage detector includes a threshold inverter 20 having a trip voltage set to the predetermined high voltage threshold. The threshold inverter of the high voltage detector includes a transistor device having a channel with a length and a width to set the trip voltage for the threshold inverter of the high voltage detector. The high 25 voltage detector includes threshold logic, coupled to the threshold inverter and the first not-ready signal, to provide a threshold signal in response to the threshold inverter and the first not-ready signal. The high voltage detector includes an output buffer responsive to the 30 threshold signal to provide the second not-ready signal.

The invention can also be characterized as a voltage detector comprising a reference circuit having a first voltage on a first input and a second voltage on a second input and circuitry to reduce the second voltage to a node 35 voltage and to supply a reference voltage in response to the greater of the first voltage or the node voltage. A first voltage detection circuit is powered by the reference voltage and is responsive to the first voltage to provide a

first signal when the first voltage is below the first predetermined voltage. A second voltage detection circuit is powered by the reference voltage and is responsive to the second voltage to provide a second signal when the second 5 voltage is below the second predetermined voltage and when the first signal is asserted.

The circuitry of the reference circuit implements a voltage divider to reduce the second voltage to the node voltage. MOS devices are used to implement the voltage 10 divider. The second voltage detection circuit, according to another aspect of the invention, has a first input, coupled to the first signal of the first voltage detection circuit, and a second input, coupled to the second voltage, and is responsive to the first signal and the second voltage to 15 provide the second signal.

The first voltage detection circuit includes a threshold detector set at the first predetermined voltage to provide the first signal when the first voltage is below the first predetermined voltage. The first voltage detection 20 circuit includes a hysteresis circuit, coupled to the threshold detector, to provide the first signal at a third predetermined voltage when the first voltage falls below the third predetermined voltage.

The second voltage detection includes a diode device, 25 coupled to the second voltage, to reduce the second voltage to a third voltage. A control circuit, coupled to the third voltage and the reference voltage, provides an input voltage when the third voltage is greater than the reference voltage. A threshold circuit having a threshold voltage set 30 at the second predetermined voltage is responsive to the input voltage to provide a threshold signal. The second voltage detection circuit includes a voltage converter, coupled to the threshold detector, responsive to the threshold voltage to provide the second signal. Since both 35 the first voltage and the second voltage have to exceed their predetermined minimum voltages before the second signal is provided, the second signal can be used to enable erasing and programming operations of the flash EEPROM. The

voltages are at proper operating levels to insure proper operation of the flash EPROM circuits.

Flash EPROMs are used in many applications. The invention can be characterized as a processing system comprising a power supply generating a first output for programming supply voltage and a second output for read supply voltage. A reference supply, coupled to the first output and the second output, provides a reference voltage in response to the greater of the programming supply voltage or the read supply voltage. A first voltage detector is powered by the reference voltage and is responsive to the read supply voltage to provide a first signal when the read supply voltage falls below a first predetermined voltage threshold. A second voltage detector is powered by the reference voltage and is responsive to the programming supply voltage and the first signal to provide a second signal when either the programming supply voltage falls below a second predetermined voltage threshold or when the first signal is provided. A memory, coupled to the power supply, the first voltage detector, and the second voltage detector, stores data and program instructions and is responsive to the first or second signals to control access of the memory. A processing unit, coupled to the power supply and to the memory, accesses data and program instructions in the memory to process the data and program instructions.

According to another aspect of the invention, the reference supply includes a voltage reduction circuit, coupled to the programming voltage of the power supply, which provides an intermediate voltage in response to the programming voltage. The reference supply provides the reference voltage in response to the greater of the intermediate voltage or the read voltage. The second voltage detector has an input to receive the first signal and is responsive to the first signal to provide the second signal.

According to another aspect of the invention, the memory includes a nonvolatile memory that can be erased and

programmed when the programming voltage is provided to the memory. The nonvolatile memory can be placed into a read only mode in response to the first signal. The second signal of the second voltage detector disables erase and 5 programming functions to the memory.

The present invention is particularly suited for control circuits in a nonvolatile memory device that is programmable by the application of programming voltage. The invention will prevent inadvertent erasure or programming of 10 the nonvolatile device during power up or power down sequences when control signals are unstable or in a unknown state. Thus, the use of the preferred embodiment of the present invention affords greater protection against 15 accidental erasure and programming of the nonvolatile memory devices.

Other aspects and advantages of the present invention can be seen upon review of the figures, the detailed description and the claims which follow.

20 BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a block diagram of the Vcc/Vpp voltage detection circuit.

Fig. 2 is a circuit diagram of the detector power supply.

25 Fig. 3 is a simplified circuit diagram for the detector power supply.

Fig. 4 is a graph of the voltage at node 11 versus Vpp.

Fig. 5 is a circuit diagram of the low Vcc detector.

30 Fig. 6 is a simplified circuit diagram of the low Vcc detector.

Fig. 7 is a circuit diagram of the high Vpp detector.

Fig. 8 is a simplified diagram of the high Vpp detector.

35 Fig. 9 is a conceptual block diagram of a processing system according the present invention.

Fig. 10 is a diagram illustrating the operating range of the Vcc/Vpp voltage detection circuit 10 for preventing the erasure and programming of a nonvolatile memory device

used in a processing system.

DETAILED DESCRIPTION OF THE INVENTION

An overview of a preferred embodiment of a voltage detection circuit is illustrated in Fig. 1. Fig. 1 depicts Vcc/Vpp detection circuit 10. Detector reference supply 2 is coupled to Vcc at Vcc pad 5. Detector reference supply 2 includes a Vpp divider and is coupled to Vpp at Vpp pad 3. Detector reference supply 2 provides an output Vccx 7. Low Vcc detector 4 receives inputs from Vcc and Vccx 7 and provides an output LVcc 9. High Vpp detector 6 receives inputs from Vccx 7, Vpp, Vcc, and LVcc 9. The outputs of high Vpp detector 6 are Vpph 1 and Vpphb 8.

The Vcc/Vpp detection circuit 10 detects the occurrence of low voltage on either the Vpp or the Vcc supply voltage. Upon detection of low voltage, Vcc/Vpp detection circuit 10 provides a low Vpph 1 signal or a high LVcc 9 signal corresponding to the low voltage. Detector reference supply 2 supplies reference voltage Vccx 7 to low Vcc detector 4 and high Vpp detector 6. Low Vcc detector 4 is coupled to Vcc and is operative to determine whether Vcc is below a predetermined minimum voltage level. The minimum voltage level is set at the minimum voltage at which circuits can sustain proper operation. If the Vcc voltage applied to the low Vcc detector 4 is below the predetermined minimum voltage, low Vcc detector 4 causes signal LVcc 9 to a high logic level.

The high Vpp detector 6 detects when the Vpp input voltage is below a predetermined threshold voltage level. High Vpp detector 6 causes Vpph 1 to a high logic level when the Vpp input is above the predetermined minimum voltage and LVcc is asserted. Output signal Vpphb 8 is the complement of Vpph 1.

LVcc 9 is coupled to high Vpp detector 6 and causes Vpph to be a low logic level even when Vpp is at a voltage level above the predetermined voltage. This feature is advantageous to prevent invalid 5 volt control signals from inadvertently altering the nonvolatile memory when Vpp is

sufficiently high.

For example, some nonvolatile memory devices which include EPROMs, EEPROMs and flash memory devices can be reprogrammed when the memory receives an externally generated erasing/programming potential V_{pp} of approximately 12 volts. If the V_{cc} voltage is below the predetermined minimum, circuits powered by V_{cc} may operate in an unpredictable manner. To avoid the occurrence of inadvertent programming of the nonvolatile memory while control signals relying on V_{cc} are not guaranteed valid, high V_{pp} detector 6 receives signal LV_{cc} 9 and is responsive to LV_{cc} 9 to inhibit V_{pp} from asserting a high logic level when low V_{cc} detector 4 detects a low V_{cc} voltage.

V_{cc}/V_{pp} detection circuit 10 is fabricated using metal-oxide-semiconductor (MOS) processing. More specifically, complimentary metal-oxide-semiconductor (CMOS) technology is used to fabricate the transistor devices shown in the figures. N-type devices are formed in a p-substrate and p-type devices are formed in the n-wells, the n-wells being first formed in the p-substrate. NZ devices are also depicted in the figures. An NZ device is a n-channel device with a threshold voltage of approximately 0.0 volts.

Fig. 2 is a circuit diagram of detector power supply 2. The operation of detector power supply 2 is explained with reference to Fig. 3.

Fig. 3 depicts a simplified circuit for detector power supply 2. V_{pp} is coupled to the drain and gate of n-channel device 20'. The source of n-channel device 20' is coupled to the source and substrate of p-channel device 21'. The gate of p-channel device 21' is coupled to V_{cc} , and the drain is coupled to node 40. Resistive device 24' is coupled between nodes 40 and 42. Resistive device 25' is coupled between nodes 42 and 11. Resistive device 30' is coupled between nodes 11 and 44. The drain and gate of n-channel device 32' are coupled to node 44, and the source of n-channel device 32' is coupled to the substrate and source of p-channel device 33'. The drain and gate of p-channel device 33' are coupled to the drain and gate of

n-channel device 34'. The source of n-channel device 34' is coupled to ground. The drain of NZ device 61' is coupled to Vpp, and the gate is coupled to node 11. The drain and gate of NZ device 62' are coupled to Vcc. The sources of NZ devices 61' and 62' are coupled to output Vccx 7.

Vpp provides the input power for the output at node 11. Devices 20', 21', 32', 33' and 34' are configured to function as diode voltage drop elements. Devices 24', 25' and 30' are configured to function as resistive elements.

10 Table I gives relative width and length dimensions in microns that correspond to devices depicted in the figures 2, 5 and 7. Referring to Table I, the lengths of devices 24, 25 and 30 of Fig. 2 are ten times longer than the width. The devices operate in their linear region, functioning as

15 a resistor. Node 11 is the output from the Vpp input.

TABLE I

	DEVICE #	WIDTH	LENGTH
20	20	30	2
	21	30	2
	22	8	2
	24	4	40
25	25	4	40
	26	4	4
	30	4	40
	32	30	1.4
30	33	60	1.6
	34	30	1.4
	50	4	160
	51	4	2
35	60	200	2
	61	160	3
	62	100	3
	65	2	200
	110	8	1.2

DEVICE #	WIDTH	LENGTH
111	20	1.6
112	10	1.4
113	4	15
116	3.5	100
5 117	15	10
119	8	1.2
130	3	60
131	20	2
10 132	10	10
140	5	2
141	15	2
142	5	8
150	15	2
15 151	15	2
210	10	3
211	30	3
220	30	2
221	30	2
20 222	5	30
223	5	30
230	4	15
23 231	15	3
232	10	2
233	10	2
25 234	10	2
235	5	2
240	10	2
24 241	10	2
250	10	2
30 251	10	2
260	4	6
261	12	2
262	4	6

DEVICE #	WIDTH	LENGTH
263	12	2

Fig. 4 shows a graph of node 11 versus Vpp as Vpp goes from 0 volts to 13 volts, assuming Vcc is 0 volts. Vpp has 5 to be greater than 2 volts before node 11 has a voltage. This is caused by diode devices 20' and 21'. The 2 volts drop corresponds to the 1 volt threshold voltage drop per MOS device. Thus, each diode device accounts for 1 volt drop. Once Vpp overcomes the 2 diodes drops of device 20' 10 and device 21', voltage is detected at node 11. As Vpp increases, the voltage at node 11 increases in proportion with the increase. Devices 32', 33' and 34' acting as diodes prevent a voltage drop across resistive devices 24', 25' and 30'. Thus, until Vpp reaches 5 volts, diode devices 15 32', 33' and 34' cause the voltage at node 11 to correspond with the increase of Vpp.

As Vpp voltage increases above 5 volts, the resistive devices 24', 25' and 30' function as a voltage divider to reduce the voltage of node 11. As shown in Table I, devices 20 24, 25 and 26 of Fig. 2 are similarly configured having the same width and length. Thus, the voltage at node 11 is reduced by 2/3. Fig. 4 graphically illustrates the voltage at node 11 as Vpp increases above 5 volts. For example, when Vpp is at 11 volts, node 11 is at 5 volts. Similarly, 25 when Vpp is at 13 volts, node 11 is at 5.7 volts.

Referring to Fig. 3, device 61' and device 62' are configured to function as a wire-or. Device 62' is a NZ device coupled to Vcc and the output Vccx 7. Thus, NZ device 62' couples Vcc to Vccx 7. NZ device 61' is coupled 30 to node 11 and the output Vccx 7. The greater of node 11 or Vcc is applied at the output Vccx 7 as the output supply power for detector power supply 2.

Referring to Fig. 2, devices 20, 21, 24, 25, 30, 32, 33, 34, 61 and 62 correspond to devices 20', 21', 24', 25', 35 30', 32', 33', 34', 61' and 62' of Fig. 3. The drains of n-channel devices 20 and 22 are coupled to Vpp. The gate of device 20 is also coupled to Vpp. The

source and substrate of p-channel device 21 are coupled to the source of n-channel device 20 and the gate of p-channel device 21 is coupled to Vcc. N-channel device 22 is configured as a reverse diode to discharge node 15 when Vpp 5 is not active. Node 15 is the junction for the drain of p-channel device 21, the source and gate of n-channel device 22, the gate of NZ device 26, the source and substrate of p-channel device 24 and the substrate of p-channel device 25. The gates of p-channel device 24 and p-channel device 10 25 are coupled to ground. The drain of p-channel device 24 is coupled to the source of p-channel device 25. The drain of NZ device 26 is coupled to the drain of p-channel device 25, and the source of NZ device 26 is coupled to the source and substrate of p-channel device 30. The gate of p-channel 15 device 30 is coupled to ground while the drain is coupled to the drain and gate of n-channel device 32. The source of n-channel device 32 is coupled to the source and substrate of p-channel device 33. Node 35 is the junction of the gate and drain of p-channel device 33 and the gate and drain of 20 n-channel device 34 and the gate of NZ device 65. The source of n-channel device 34 is coupled to ground. NZ device 50 is configured like a diode with the gate and the drain coupled to Vcc. The source of NZ device 50 is coupled to the drain of n-channel device 51. The gate of n-channel 25 device 51 is coupled to Vcc while the source of n-channel device 51 is coupled to node 11.

Devices 50 and 51, through Vcc, function to maintain node 11 so that the voltage on node 11 does not float. Since node 11 is primarily driven by Vpp, a low Vpp voltage 30 can cause node 11 to float or have an indeterminate value. NZ device 50 and n-channel device 51 are configured to permit a small amount of current to flow to node 11. NZ device 50 has a length of 160 and a width of 4. The length is 40 times longer than the width of the device. Thus, 35 device 50 is very resistive and very little current flows to node 11.

NZ device 26 is configured as a reverse diode to prevent Vcc current flowing from devices 50 and 51 and

forward bias the drain junction of P-device 25 when Vpp is not active.

NZ device 62 provides the Vcc input to output Vccx 7. The drain and gate of device 62 are coupled to Vcc while the 5 source is coupled to Vccx 7. Since device 62 is a NZ device, the output voltage of Vccx 7 is equal to Vcc. The source of NZ device 61 is also coupled to Vccx 7. The gate of NZ device 61 is coupled to node 11 while the drain is coupled to the source of n-channel device 60. The gate and 10 drain of n-channel device 60 are coupled to Vpp. As mentioned above, NZ device 61 functions as a wire-or of node 11 or Vcc. The greater of the voltage at node 11 or at the source of NZ device 62 is supplied as the output for Vccx 7.

N- channel device 60 is added to reduce voltage stress 15 on NZ device 61. The threshold voltage drop for device 60 is 1.5 volts. The drain of NZ device 65 is also coupled to Vccx 7. The gate is coupled to node 35 and the source is coupled to ground. NZ device 65 discharges the voltage at Vccx 7 when both Vpp and Vcc are at ground. Device 65 is 20 configured to source very little current. As shown in Table I, the length of device 65 is 100 times longer than the width. Thus, device 65 is very resistive, and very little current flows to ground.

Fig. 5 is a circuit diagram of low Vcc detector 4. 25 Vccx 7 supplies the power for low Vcc detector 4. The output signal LVcc 9 is at a high logic level when Vcc is detected low and is at a low logic level when Vcc is detected above 3 volts.

Fig. 6 is a simplified diagram of Low Vcc detector 4. 30 The source of p-channel device 111' is coupled to Vcc. The gate and drain of device 111' are coupled to the gate and drain of n-channel device 112'. The source of n-channel device 112' is coupled to node 103. Resistive device 116' is coupled between node 103 and ground. The input of 35 threshold detector 100 is coupled to node 103, and the output is coupled to node 105. The input of hysteresis block 102 is coupled node to 105, and the output is coupled to node 107. The input of output block 104 is coupled to

node 107, and the output is coupled to LVCC 9. Threshold detector 100, hysteresis block 102, and output block 104 are coupled to VCCX 7.

Device 111' and device 112' function as diode voltage drop elements. Device 116' is very resistive. Referring to Table I, the length of NZ device 116 of Fig. 5 is almost 30 times longer than the width. VCCX 7 supplies the power for threshold detector 100, hysteresis block 102, and output block 104. Threshold detector 100 is represented by p-channel device 130 and n-channel device 131 of Fig. 5. As shown in Table 1, the dimensions of p-channel device 130 differ with n-channel device 131. Threshold detector 100 sets the threshold voltage for low VCC detector 4. Thus, the threshold voltage for low VCC detector 4 can be varied according to the dimensions of the devices. The voltage drop across device 116' is applied to detector 100. The trip voltage for detector 100 is set at 1.3 volts. Device 111' and device 112' functioning as diode elements reduce the VCC input by 2 volts. Thus, whenever VCC is below 3.3 volts, the output of LVCC 9 is a high logic level. Hysteresis block 102 is represented by p-channel devices 140, 142, and n-channel device 141 of Fig. 5. Output block 104 is represented by p-channel device 150 and n-channel device 151 of Fig. 5. Threshold detector 100, hysteresis block 102, and output block 104 are comprised of inverters using CMOS technology. Thus, low VCC detector 4 dissipates very little power.

Referring to Fig. 5, devices 111, 112 and 116 correspond to devices 111', 112' and 116' of Fig. 6. The source of p-channel device 111 is coupled to VCC. The gate and drain of p-channel device 111 are coupled to the drain and gate of n-channel device 112. The drain of n-channel device 110 is coupled to VCC. The source and gate of n-channel device 110 are coupled to node 101. N-channel device 110 is configured as a reversed biased diode to discharge node 101 when VCC is not active.

The drain of n-channel device 113 is coupled to node 101 and to the source of n-channel device 112. The gate of

n-channel device 113 is coupled to Vcc, and the source is coupled to node 103 and to the gate of n-channel device 117. The drain and source of n-channel device 117 are coupled to ground. Device 113 and device 117 are used for AC timing.

- 5 The devices provide a RC time constant to slow the 0 to 5 volts transition of Vcc when Vcc rises to 5 volts too fast.

The drain of n-channel device 119 is coupled to Vcc, and the gate and source of n-channel device 119 are coupled to node 103. The gate and drain of NZ device 116 are coupled to node 103, and the source is coupled to ground. Device 116 is highly resistive. N-channel device 119 is configured as a reversed biased diode to discharge node 103 when Vcc is not active.

The source and substrate of p-channel device 130 are coupled to Vccx 7, and the gate is coupled to node 103. The drain of n-channel device 131 is coupled to the drain of p-channel device 130. The gate of n-channel device 131 is coupled to node 103, and the source is coupled to ground. Node 105 is coupled to the drains of device 130 and device 131 and to the gate of p-channel device 132. The source, drain and substrate of p-channel device 132 are coupled to Vccx 7. P-channel device 132 is configured like a capacitor for AC timing to slow the rise of node 105.

Node 105 is coupled to the gate of p-channel device 140 and the gate of n-channel device 141. The source and substrate of device 140 are coupled to Vccx 7, and the source of device 141 is coupled to ground. The drains of device 140 and device 141 are coupled to node 107, and node 107 is coupled to the gate of p-channel device 150 and the gate of n-channel device 151. The source and substrate of device 150 are coupled to Vccx, and the source of device 151 is coupled to ground. The drains of device 150 and device 151 provide the output for LVcc 9.

The gate of p-channel device 142 is coupled to node 107. The source and substrate of device 142 are coupled to Vccx 7, and the drain is coupled to node 105. P-channel device 142 provides a hysteresis effect on output LVcc 9. LVcc 9 becomes active at a different threshold voltage when

Vcc is raised to 5 volts than when Vcc is reduced from 5 volts. When Vcc is low, node 105 is high, and node 107 is low which drives device 142 to a highly conducting state. As Vcc increases device 131 competes with both device 142 5 and device 130 to pull node 105 down, causing a higher trip voltage. As Vcc is reduced from a high state, node 107 begins high which reduces the conductivity of device 142. Thus, device 131 has less load from device 142, causing a lower trip voltage of about 3 volts. Hysteresis is 10 provided, so that when Vcc drops, but remains higher than 3 volts, circuitry on the chip remains operational. P-channel device 142 reduces the trip voltage to less than 3 volts during a power down sequence as opposed to just above 3 volts during a power up sequence. Thus, as Vcc is reduced 15 LVcc 9 becomes inactive at a lower Vcc voltage than when Vcc is increased from 0 volts.

Fig. 7 is a circuit diagram of high Vpp detector 6. The inputs to high Vpp detector 6 are Vccx 7, Vpp, Vcc and LVcc 9. Vccx 7 provides power for high Vpp detector 6. The 20 outputs to high Vpp detector 6 are Vpph 1 and Vpphb 8. Vpphb 8 is the compliment of output Vpph 1. Vpph 1 is low when Vpp does not exceed a predetermined high voltage level or when LVcc 9 is high.

Fig. 8 depicts a simplified diagram of high Vpp 25 detector 6. Vpp is supplied through diode-connected n-channel transistor 211' to node 205, and from node 205 through diode-connected p-channel transistor 220' to the source of p-channel transistor 221'. The gate of p-channel device 221' is coupled to Vccx, and the drain of p-channel 30 device 221' is coupled to node 207. Resistive device 222' is coupled between node 207 and node 208. Resistive device 223' is coupled between node 208 and ground. The input of threshold detector 237 is coupled to node 207, and the output is coupled to node 209. The inputs of NOR gate 239 35 are coupled to node 209 and LVcc, and the output is coupled to node 213. The input of inverter 245 is coupled to node 213, and the output is coupled to node 215 and an input voltage converter 265. The input of inverter 255 is coupled

to node 215, and the output is coupled to a second input of voltage converter 265. Voltage converter 265 translates the signal level from Vccx powered circuits 237, 239, 245, and 255, to normal Vcc levels for circuits 270 and 271 which are 5 powered by Vcc. The output of voltage converter 265 is coupled the input of inverter 270. The output of inverter 270 is Vpphb. The input of inverter 271 is coupled to Vpphb, and the output is Vpph.

Vccx provides an input to the gate of p-channel device 221' to enable the Vpp detector. P-channel device 221' is configured to turn on and allow current to flow when Vpp is approximately 3 volts higher than the input Vccx 7. The Vpp input to p-channel device 221' is reduced by 3 volts by diode devices 211' and 220' and the threshold voltage of 15 p-channel device 221'. N-channel devices 222' and 223' are very resistive. As shown in Table I, the lengths of devices 222 and 223 of Fig. 7 are 6 times longer than the width. P-channel device 230 and n-channel device 231 of Fig. 7 are depicted as threshold detector 237 in Fig. 8. P-channel 20 devices 232 and 233 and n-channel devices 234 and 235 of Fig. 7 are depicted as nor gate 239 in Fig. 8. P-channel device 240 and n-channel device 241 of Fig. 7 are depicted as inverter 245 in Fig. 8. P-channel device 250 and n-channel 251 of Fig. 7 are depicted as inverter 255 in Fig. 25 8. P-channel devices 260 and 262 and n-channel devices 261 and 263 of Fig. 7 are depicted as voltage converter 265 in Fig. 8. Inverters 270 and 271 of Fig. 7 are also shown in Fig. 8. The use of CMOS devices in high Vpp detector 6 reduces power dissipation.

30 Referring to Fig. 8, when Vpp is 3 volts greater than Vccx, device 221' is on and current flows from Vcc to ground through resistive devices 222' and 223'. The current flow through resistive devices 222' and 223' provides the voltage to activate threshold detector 237. As shown in Table I, 35 the dimensions of p-channel device 230 differ with n-channel device 231. Threshold detector 237 sets the threshold voltage for high Vpp detector 6. Thus, the threshold voltage for high Vpp detector 6 can be varied according to

the dimensions of the devices. Resistive devices 222' and 223' and p-channel device 221' are configured to cause threshold detector 237 to a low logic level when Vpp exceeds the predetermined high voltage. The low logic level from 5 the output of threshold detector 237 is applied to the input of nor gate 239. If LVcc input to nor gate 239 is low, the output of nor gate 239 will depend on the input from threshold detector 237. The low logic level from threshold detector 237 causes nor gate 239 to provide a high logic 10 level. The output of inverter 245 will be a low logic level and the output of inverter 255 will be a high logic level. The high signal, after conversion from Vccx to Vcc level in converter 265, and supply to the input of inverter 270, causes the output of inverter 270 to be a low logic level, 15 providing the signal Vpphb. After the signal flows through inverter 271, Vpph will be a high logic level. Thus, when Vpp is at least 3 volts higher than Vccx and LVcc is low, device 221 is on and Vpph will have a high logic level. Referring to Fig. 7, devices 211, 220, 221, 222 and 223 20 correspond to devices 211', 220', 221', 222' and 223' of Fig. 8. The gate and drain of n-channel device 211 are coupled to Vpp, and the source of n-channel device 211 is coupled to the source of n-channel device 210, the source and substrate of p-channel device 220, and the substrate of 25 p-channel device 221. The gate and drain of n-channel device 210 are coupled to Vcc. Device 210 supplies voltage to node 205 to prevent the node from floating when Vpp is not active. The drain and gate of p-channel device 220 are coupled to the source of p-channel device 221. Vccx 7 is 30 coupled to the gates of p-channel device 221, n-channel device 222 and n-channel device 223. The drain of device 221 is coupled to the drain of device 222, and the source of device 222 is coupled to the drain of device 223. The source of device 223 is coupled to ground. Devices 211 and 35 220-223 are configured to supply a trip voltage at node 207.

The trip voltage provides the input to threshold detector 237. Threshold detector 237 is an inverter comprised of p-channel device 230 and n-channel device 231.

The source and substrate of p-channel device 230 are coupled to Vccx 7, and the drain is coupled to the drain of n-channel device 231. The input of the inverter is coupled to node 207 which is coupled to the gate of p-channel device 5 230 and the gate of n-channel device 231. The source of n-channel device 231 is coupled to ground.

Node 209 is the output of threshold detector 237 and is coupled to the gate of p-channel device 233 and the gate of n-channel device 234. Node 209 provides the first input to 10 nor gate 239. The drains of n-channel device 234, n-channel device 235, and p-channel device 233 are coupled together at node 213. The source of n-channel device 235 is coupled to ground, and the gate is coupled to LVcc and the gate of p-channel device 232. LVcc provides the second input to 15 nor gate 239. The source of n-channel device 234 is coupled to ground while the source and substrate of p-channel device 232 and the substrate of p-channel device 233 are coupled to Vccx. The drain of p-channel device 232 is coupled to the source of p-channel device 233. The output of nor gate 239 20 is node 213.

Node 213 provides the input to inverter 245 at the gates of p-channel device 240 and n-channel device 241. The drains of p-channel device 240 and n-channel device 241 are coupled together and form the output of inverter 245 at node 25 215. The source and substrate of p-channel device 240 are coupled to Vccx while the source of n-channel device 241 is coupled to ground.

Node 215 provides the input to the gate of p-channel device 250 and the gate of n-channel device 251. Node 215 30 is also Vpphb_x which is an input to converter 265. The drain of p-channel device 250 is coupled to the drain of n-channel device 251 and provides the output Vpph_x. The source and substrate of p-channel device 250 are coupled to Vccx while the source of n-channel device 251 is coupled to 35 ground.

Vpph_x is coupled to the gate of n-channel device 261 while Vpphb_x is coupled to the gate of n-channel device 263. The drain of p-channel device 260 is coupled to the drain of

n-channel device 261 while the drain of p-channel device 262 is coupled to the drain of n-channel device 263. The gate of p-channel device 260 is coupled to the drain of p-channel device 262 while the gate of p-channel device 262 is coupled 5 to the drain of p-channel device 260. The sources of p-channel devices 260 and 262 are coupled to Vcc while the sources of n-channel devices 261 and 263 are coupled to ground. Voltage converter 265 comprising devices 260-263 prevents DC current while converting from Vccx to Vcc 10 levels.

The input of inverter 270 is coupled to the drain of p-channel device 262 while the output of inverter 270 provides the output signal Vpphb and provides the input to inverter 271. Whenever Vpp is less than 8.7 volts, Vpph is 15 a low logic level, and Vpphb is a high logic level. The threshold voltage for high Vpp detector 6 is 8.7 volts assuming Vcc is 5 volts. Thus, as Vpp exceeds 8.7 volts with Vcc at 5 volts, Vpph transitions to a high logic level and Vpphb to a low logic level. The output of inverter 271 20 is Vpph. Inverters 270 and 271 are used to increase the output drive capability of high Vpp detector 6. The outputs of the inverters 270 and 271 are routed to control state machines and high voltage program and erase circuitry to disable write operations when the power supply levels are 25 invalid.

Fig. 9 depicts a system embodiment for Vcc/Vpp detection circuit 10. A processing unit 510 processes input data 530 and accesses memory 520 for program instructions and data. Data output 535 is provided by processing unit 30 510.

Memory 520 can be programmed or erased by the application of Vpp and Vcc. Vcc powers the logic for reading program instructions and data from memory 520. Thus, power supply 500 supplies Vcc power to processing unit 35 510 and to memory 520. Power supply 500 also supplies Vpp to memory 520 for programming operations.

On chip Vcc/Vpp detection circuit 10 of memory 520 is coupled to the Vcc output and the Vpp output of power supply

500. Vcc/Vpp detection circuit 10 prevents voltage from Vpp or Vcc from reprogramming or erasing memory 520 during power up sequences, power down sequences, or situations where the supply power is at a reduced capacity. Memory 520 contains 5 state machines (not shown) to receive control signals from a host processor and the signals from Vcc/Vpp detection circuit 10 to control programming or erasing operations of memory 520. For example, if Vcc/Vpp detection circuit 10 detects a low voltage from Vcc and a high voltage from Vpp, 10 signals from Vcc/Vpp detection circuit 10 will inhibit the programming or erasing mode of memory 520 to prevent inadvertent corruption of the data stored even if a correct command sequence is issued from the host. The state machines may cause memory 520 to be in a read only mode 15 until sufficient Vcc power from power supply 500 is supplied to memory 520.

Fig. 10 is a diagram illustrating the operating range of Vcc/Vpp detection circuit 10 for preventing erasure of programming used in the preferred embodiment of the present 20 invention adapted from U.S. Patent No. 4,975,883. The X axis of the diagram in Fig. 19 corresponds to the reading voltage Vcc and the Y axis corresponds to the programming voltage Vpp. Region 600 represents the area where both Vcc and Vpp are sufficiently low that corruption of nonvolatile 25 data cannot occur. This region provides voltages that are too low for most circuits to operate. Even Vcc/Vpp detection circuit 10 does not function. Region 610 represents the area where Vcc is low and the signal LVcc 9 is provided to prevent corruption of the nonvolatile data. 30 Region 620 represents the area where Vpp is low, and the signal Vpph is a low logic level to prevent corruption of the nonvolatile data.

Region 650 represents the area where Vpp is low while Vcc is at the proper operating voltage. Thus, memory 520 35 can be placed in a read only mode. Region 630 is the area where a user must assure that no spurious writes occur to memory 520. The voltages are sufficient to properly control and operate memory 520. Region 640 is the valid operating

range for updating the contents of memory 520.

As shown in Fig. 10, any power up or power down sequence is not possible without passing through the protected regions designated by region 610 and region 620.

5 Thus, the present invention affords nonvolatile memory devices greater protection against spurious system level signals during the power up and power down transitions.

While the present invention has been particularly described with references to Figs. 1-10, and with emphasis 10 on integrated circuits, it should be understood that the figures are for illustration only and should not be taken as limitations on the invention. In addition, it is clear that the method and apparatus of the present invention have utility in many applications where protection against 15 spurious system level signals during power up and power down transitions of a nonvolatile memory device as required. It is contemplated that many changes and modifications may be made by one of ordinary skill in the art without departing from the spirit and scope of the invention as 20 disclosed.

CLAIMS

1. A voltage detection circuit comprising:
 - 5 a high voltage input to receive a high supply voltage;
 - a low voltage input to receive a low supply voltage;
 - 10 a reference circuit, coupled to the high voltage input and the low voltage input, which provides a reference voltage in response to the high voltage input or the low voltage input;
 - 15 a low voltage detector, coupled to the low voltage input and the reference voltage, and having circuitry to provide a first not-ready signal when a voltage on the low voltage input falls below a predetermined low voltage threshold; and
 - 20 a high voltage detector, coupled to the high voltage input, the reference voltage, and the low voltage detector, and having circuitry to provide a second not-ready signal when either the first not-ready signal is received or a voltage on the high voltage input falls below a predetermined high voltage threshold.
2. The voltage detection circuit of claim 1, wherein:
 - 25 the reference circuit includes circuitry coupled to the high voltage input having an output node to reduce the high supply voltage to a node voltage for the output node; and
 - a selector circuit that supplies the reference voltage as a function of the greater of the node voltage or the low supply voltage.
- 30 3. The voltage detection circuit of claim 2, wherein the circuitry to reduce the high supply voltage includes active devices.
4. The voltage detection circuit of claim 1, wherein
 - 35 the low voltage detector includes a threshold inverter having a trip voltage set to the predetermined low voltage threshold.

5. The voltage detection circuit of claim 4, wherein the threshold inverter of the low voltage detector includes a transistor device having a channel with a length and a width to set the trip voltage for the threshold inverter of 5 the low voltage detector.

6. The voltage detection circuit of claim 4, wherein the low voltage detector includes a hysteresis circuit, coupled to the threshold inverter, to provide a first 10 predetermined voltage threshold when the low voltage input exceeds the first voltage threshold and a second predetermined voltage threshold when the low voltage input falls below the second voltage threshold.

15 7. The voltage detection circuit of claim 6, wherein the low voltage detector includes an output buffer, coupled to the hysteresis circuit, to provide the first not-ready signal.

20 8. The voltage detection circuit of claim 1, wherein the high voltage detector includes a threshold inverter having a trip voltage set to the predetermined high voltage threshold.

25 9. The voltage detection circuit of claim 8, wherein the threshold inverter of the high voltage detector includes a transistor device having a channel with a length and a width to set the trip voltage for the threshold inverter of the high voltage detector.

30 10. The voltage detection circuit of claim 8, wherein the high voltage detector includes threshold logic, coupled to the threshold inverter and the first not-ready signal, to provide a threshold signal in response to the threshold 35 inverter and the first notready signal.

11. The voltage detection circuit of claim 10, wherein the high voltage detector includes an output buffer

responsive to the threshold signal to provide the second not-ready signal.

12. The voltage detection circuit of claim 1, wherein
5 the high voltage detector includes a gate circuit responsive
to the reference voltage to enable the circuitry to provide
the second not-ready signal.

13. A voltage detector comprising:
10 a reference circuit having a first voltage on a first input and a second voltage on a second input and circuitry to reduce the second voltage to a node voltage and to supply a reference voltage in response to the greater of the first voltage or the node voltage;

15 a first voltage detection circuit powered by the reference voltage and responsive to the first voltage to provide a first signal when the first voltage is below a first predetermined voltage; and

20 a second voltage detection circuit powered by the reference voltage and responsive to the second voltage to provide a second signal when the second voltage is below a second predetermined voltage.

14. The voltage detector of claim 13, wherein the
25 circuitry implements a voltage divider to reduce the second voltage to the node voltage.

15. The voltage detector of claim 14, wherein MOS devices are used to implement the voltage divider.

30 16. The voltage detector of claim 13, wherein the first voltage detection circuit includes a threshold detector set at the first predetermined voltage to provide the first signal when the first voltage is below the first
35 predetermined voltage.

17. The voltage detector of claim 16, wherein the first voltage detection circuit includes a hysteresis

circuit, coupled to the threshold detector, to provide the first signal at a third predetermined voltage when the first voltage falls below the third predetermined voltage.

5 18. The voltage detector of claim 13, wherein the second voltage detection circuit has a first input, coupled to the first signal of the first voltage detection circuit, and a second input, coupled to the second voltage, and is responsive to the first signal and the second voltage to
10 provide the second signal.

19. The voltage detector of claim 18, wherein the second voltage detection circuit includes:

15 a diode device, coupled to the second voltage, to reduce the second voltage to a third voltage;
a control circuit, coupled to the third voltage and the reference voltage, to provide an input voltage when the third voltage is greater than the reference voltage; and
20 a threshold circuit, coupled to the control circuit, responsive to the input voltage to provide a threshold signal.

20. The voltage detector of claim 19, wherein the second voltage detection circuit includes an output converter, coupled to the threshold circuit, responsive to the threshold signal and the first signal to provide the second signal.

21. A processing system comprising:
30 a power supply to generate a first output for programming voltage and a second output for read voltage;
a reference supply, coupled to the first output and the second output, which provides a reference voltage in response to the greater of the programming voltage or the
35 read voltage;
a first voltage detector powered by the reference voltage and responsive to the read voltage to provide a first signal when the read voltage falls below a first

predetermined voltage threshold;

5 a second voltage detector powered by the reference voltage and responsive to the programming voltage and the first signal to provide a second signal when either the programming voltage falls below a second predetermined voltage threshold or when the first signal is provided;

10 a memory, coupled to the power supply, the first voltage detector, and the second voltage detector, which stores data and program instructions and has circuitry responsive to the first or second signals to control access of the memory; and

15 a processing unit, coupled to the power supply and to the memory, which accesses data and program instructions in the memory to process the data and the program instructions.

15

22. The processing system of claim 21, wherein the reference supply includes a voltage reduction circuit, coupled to the programming voltage of the power supply, which provides an intermediate voltage in response to the 20 programming voltage.

23. The processing system of claim 22, wherein the reference supply provides the reference voltage in response to the greater of the intermediate voltage or the read 25 voltage.

24. The processing system of claim 21, wherein the memory includes a nonvolatile memory that can be erased and programmed when the programming voltage is provided to the 30 memory.

25. The processing system of claim 24, wherein the nonvolatile memory can be placed into a read only mode in response to the first signal.

35

26. The processing system of claim 24, wherein the second signal disables erase and programming functions to the memory.

27. A flash EPROM comprising:
a memory having a plurality of programmable storage locations;
a low voltage input to receive a read voltage;
5 a high voltage input to receive a programming voltage;
a reference circuit, coupled to the programming voltage and the read voltage, having a divider circuit to reduce the programming voltage to a node voltage and to supply a reference voltage in response to the greater of the read voltage or the node voltage;
10 a read voltage detection circuit, coupled to the reference voltage, and responsive to the read voltage to provide a low read signal when the read voltage is below a predetermined minimum read voltage; and
15 a programming voltage detection circuit, coupled to the reference voltage, and responsive to the programming voltage to provide a high programming signal when the programming voltage is above a predetermined minimum programming voltage.

20 28. The flash EPROM of claim 27, wherein the divider circuit includes active devices to reduce the programming voltage to the node voltage.

25 29. The flash EPROM of claim 27, wherein the read voltage detection circuit includes a threshold detector having a voltage threshold set at the predetermined minimum read voltage to provide a threshold output.

30 30. The flash EPROM of claim 27, wherein the threshold detector includes an inverter having a trip voltage set at the voltage threshold.

35 31. The flash EPROM of claim 30, wherein the inverter includes a p-channel device and a n-channel device having a channel with a length and a width set to the trip voltage.

32. The flash EPROM of claim 29, wherein the read

voltage detection circuit includes hysteresis circuitry to provide a first minimum read voltage threshold during a rising supply voltage sequence and a second minimum read voltage threshold during a falling supply sequence.

5

33. The flash EPROM of claim 32, wherein the read voltage detection circuit includes an output circuitry, coupled to the hysteresis circuitry to provide the low read signal.

10

34. The flash EPROM of claim 27, wherein the programming voltage detection circuit includes circuitry having active devices to reduce the programming voltage to a reduced voltage and to provide a detection voltage when 15 the reduced voltage is greater than the reference voltage.

35. The flash EPROM of claim 34, wherein the programming voltage detection circuit includes a threshold detector having a voltage threshold set at the predetermined 20 minimum programming voltage to provide a threshold output in response to the detector voltage.

36. The flash EPROM of claim 35, wherein the threshold detector includes an inverter having the voltage threshold 25 set at the predetermined minimum programming voltage.

37. The flash EPROM of claim 35, wherein the programming voltage detection circuit includes logic which receives inputs from the low read signal of the read voltage 30 detection circuit and the threshold signal to provide a logic signal.

38. The flash EPROM of claim 37, wherein the programming voltage detection circuit includes an output 35 buffer coupled to the logic responsive to the logic signal to provide the low programming signal.

39. The flash EPROM of claim 27, wherein the

programming voltage detection circuit includes a gate circuit responsive to the reference voltage to enable the programming voltage detection circuit when the reference voltage falls within a predetermined range below the 5 programming voltage.





FIG.-1

FIG. - 2






FIG.-3




FIG. -4




FIG. - 5




FIG.-6




FIG. - 7




FIG.-8




FIG. - 9




FIG.-10
(PRIOR ART)
(From U.S. Patent No. 4,975,883)

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US93/09321

A. CLASSIFICATION OF SUBJECT MATTER

IPC(S) :H03K 5/24; H11C 16/00; G05F 1/565
US CL 307/362; 365/185; 365/226

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 307/350, 354-358, 360-362, 272.3, 296.1, 296.6; 365/185, 189.07, 189.09, 226

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

APS, Voltage detection Circuit, Reference Circuit Flash EPROM, reference Voltage generator, Low Voltage detector, high voltage detector

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
	See Attached Sheet.	

 Further documents are listed in the continuation of Box C.

See patent family annex.

* Special categories of cited documents:	
A	document defining the general state of the art which is not considered to be part of particular relevance
B	earlier document published on or after the international filing date
L	document which may throw doubt on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
O	document referring to an oral disclosure, use, exhibition or other means
P	document published prior to the international filing date but later than the priority date claimed
"T"	later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"X"	document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"Y"	document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"Z"	document member of the same patent family

Date of the actual completion of the international search

08 February 1994

Date of mailing of the international search report

MAR 11 1994

Name and mailing address of the ISA/US
Commissioner of Patents and Trademarks
Box PCT
Washington, D.C. 20231

Facsimile No. NOT APPLICABLE

Authorized officer

For TUAN T. LAM

Telephone No. (703) 305-3791

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US93/09321

C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US,A, 4,975,883 (BAKER et al.) 04 DECEMBER 1990 Fig. 2	1,2,3,13, 22- 26,27, 29,34-37
Y	US,A, 5,172,342 (GOCHI) 15 DECEMBER 1992 Figs. 2-3	1,13,21,24, 27
Y	US,A, 5,053,990 (KREIFELS et al.) 01 OCTOBER 1991 Abstract	
Y	US,A, 5,243,233 (CLIFF) 07 SEPTEMBER 1993 Figs. 2-3	4-12,16-20, 29- 33
X	US,A, 4,812,680 (KAWASHIMA et al.) 14 MARCH 1989. Whole document.	2,3,14,28
A	US,A, 5,003,196 (KAWAGUCHI) 26 MARCH 1991	
A	US,A, 4,613,770 (RAAB) 23 SEPTEMBER 1986	
A	US,A, 4,473,759 (NAHABADI) 25 SEPTEMBER 1984	
A	US,A, 4,321,489 (HIGUCHI et al.) 23 MARCH 1982	
A,E	US,A, 5,280,198 (ALMULLA) 18 JANUARY 1994	
A	US,A, 5,180,926 (SKRIPEK) 19 JANUARY 1993	
A	US,A, 4,441,172 (EBEL) 03 APRIL 1984	
A,E	US,A, 5,276,646 (KIM et al.) 14 JANUARY 1994	
A	US,A, 5,208,488 (TAKIBH et al.) 04 MAY 1993	

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US93/09321

Box I Observations where certain claims were found unsearchable (Continuation of item 1 of first sheet)

This international report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:

1. Claims Nos.:
because they relate to subject matter not required to be searched by this Authority, namely:

2. Claims Nos.:
because they relate to parts of the international application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out, specifically:

3. Claims Nos.:
because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).

Box II Observations where unity of invention is lacking (Continuation of item 2 of first sheet)

This International Searching Authority found multiple inventions in this international application, as follows:

Telephone Practice

Group I: claims 1-20 are drawn to a voltage detection circuit
classified in Class 307/362.

Group II: claims 21-26 are drawn to a processing systems comprising a memory unit and a processing unit
classified in class 365/226.

Group III: claims 27-29 are drawn to a flash EPROM classified
in class 365/185.

1. As all required additional search fees were timely paid by the applicant, this international search report covers all searchable claims.
2. As all searchable claims could be searched without effort justifying an additional fee, this Authority did not invite payment of any additional fee.
3. As only some of the required additional search fees were timely paid by the applicant, this international search report covers only those claims for which fees were paid, specifically claims Nos.:

4. No required additional search fees were timely paid by the applicant. Consequently, this international search report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:

Remark on Protest

The additional search fees were accompanied by the applicant's protest.

No protest accompanied the payment of additional search fees.

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- BLACK BORDERS**
- IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- FADED TEXT OR DRAWING**
- BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- SKEWED/SLANTED IMAGES**
- COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- GRAY SCALE DOCUMENTS**
- LINES OR MARKS ON ORIGINAL DOCUMENT**
- REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.